

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/780,477	02/12/2001	Akira Yamazaki	57454-011	6387	
75	90 07/26/2002				
McDERMOTT, WILL & EMERY			EXAMINER		
600 13th Street, N.W.			TRA, ANH QUAN		
Washington, DC 20005-3096			TKA, AINT QUAIN		
			ART UNIT	PAPER NUMBER	
			2816		
			DATE MAILED: 07/26/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati n No	).	Applicant(s)	
		09/780,477		YAMAZAKI ET AL.	
	o de Commond				
	Offic Action Summary	Examiner		2816	
	The MAILING DATE of this communica	Quan Tra	er sheet with the	correspondence a	ddress
eri d for	REPLY  RE	REPLY IS SET TO E	XPIRE <u>3</u> MONTH	I(S) FROM	
THE M - Extens after S - If the p - If NO p - Failure - Any re earner	AILING DATE OF THIS COMMUNICA- cions of time may be available under the provisions of tix (6) MONTHS from the mailing date of this communication of reply specified above is less than thirty (30) of period for reply is specified above, the maximum statute to reply within the set or extended period for reply will ply received by the Office later than three months after that there adjustment. See 37 CFR 1.704(b).	37 CFR 1.136(a). In no event, h ication. days, a reply within the statutory period will apply and will exp	minimum of thirty (30) d ire SIX (6) MONTHS fro	ays will be considered timenthe mailing date of this	nely. communication.
Status	Responsive to communication(s) file	d on 24 <u>June 2002</u> .			
1)⊠		ы This action is no	n-final.		
2a)⊠ —	This action is that the		r formal matters	prosecution as to	the merits is
3)□	Since this application is in condition closed in accordance with the practic	ce under Ex parte Qua	yle, 1935 C.D. 11	, 453 O.G. 213.	
Disp siti	ion of Claims				
<b>4</b> )⊠·	Claim(s) 1-20 is/are pending in the a	pplication.	idorotion		
·	4a) Of the above claim(s) is/ar	e withdrawn from cons	ideration.		
5)□	Claim(s) is/are allowed.				
6)⊠	Claim(s) 1-20 is/are rejected.				
<b>7</b> \[]	Claim(s) is/are objected to.				
8)[]	Claim(s) are subject to restrict	tion and/or election red	quirement.		
Applica	tion Papers				
9)[	The specification is objected to by the	e Examiner.	by the	Evaminer	
10)□	ic/are.	a)□ accepted or b)∟∟ (	objected to by the	e See 37 CFR 1.8	5(a).
					aminer.
11)[	Applicant may not request that any ob The proposed drawing correction file	d on is: a)∐ ap	iproved b) disc	.рр. о ,	
	If approved, corrected drawings are re	equired in reply to this On	ice action.		
12)[	The oath or declaration is objected t	o by the Examiner.			
Priority	y under 35 U.S.C. §§ 119 and 120			119(a)-(d) or (f).	
13)[2	y under 35 U.S.C. 99 113 and 123  ☐ Acknowledgment is made of a clair	n for foreign priority un	der 35 U.S.C. 9	(1) (a) - (d) (d) (1).	
	NM All h) Some * c) None of:				
	- us the of the priorit	v documents have bee	n received.	alication NO	
		v documents have bee	il Leceined iii wh	plication in this Ma	– · tional Stage
	3. Copies of the certified copie application from the Inte	s of the priority docum rnational Bureau (PCT	ents nave been in Rule 17.2(a)). ified copies not re	eceived.	
	* See the attached detailed Office act Acknowledgment is made of a claim	for domestic priority (	ınder 35 U.S.C. §	119(e) (to a prov	isional application)
	Acknowledgment is made of a clair	n for domestic priority	under 35 U.S.C.	§§ 120 and/or 121	
1	ment(s)		4) Interview S	Summary (PTO-413) P	aper No(s)
1	Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Reviev Information Disclosure Statement(s) (PTO-1449	v (PTO-948) o) Paper No(s)	5) Notice of lo	nformal Patent Applica	tion (PTO-152)
1	and Trademark Office	Office Action Summ	227		Part of Paper No. 6

Art Unit: 2816

#### DETAILED ACTION

This office action is in response to the amendment filed 06/24/2002. A new ground of rejection is introduced.

### Specification

1. The amendment filed 06/24/2002 is objected to under 35 U.S.C. 132 because it introduces new matter into the disclosure. 35 U.S.C. 132 states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: "a main power-on detection circuit coupled to the first and second power-on detection circuits for generating a main power-on detection signal rendered active from activation of a first activated power-on detection signal of the first and second power-on detection signals until inactivation of a second activated power-on detection signal of the first and second power-on detection signals".

Applicant is required to cancel the new matter in the reply to this Office Action.

### Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the first paragraph of 35 U.S.C. 112:
  - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 3. Claims 1-20 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The original specification fails to teach "a main power-on detection circuit coupled to the first and second power-on detection circuits for generating a main

Page 3

Application/Control Number: 09/780,477

Art Unit: 2816

power-on detection signal rendered active from activation of a first activated power-on detection signal of the first and second power-on detection signals until inactivation of a second activated power-on detection signal of the first and second power-on detection signals".

- 4. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 5. Claims 1-20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 6. Claims 1, 11, 19 and 21 are misdescriptive and render the claims indefinite. It is misdescriptive for reciting "a main power-on detection circuit coupled to the first and second power-on detection circuits for generating a main power-on detection signal rendered active from activation of a first activated power-on detection signal of the first and second power-on detection signals until inactivation of a second activated power-on detection signal of the first and second power-on detection signals". Figures 4 and 5 shows the a main power-on detection circuit generating a main power-on detection signal which active from activation of a second activated power-on detection signal of the first and second power-on detection signals.

# Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

<sup>(</sup>e) the invention was described in-

<sup>(1)</sup> an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b)

Art Unit: 2816

only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or

- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- 8. Claims 1-3, 7 and 19 are rejected under 35 U.S.C. 102(e) as being anticipated by Crotty (USP 6160431).

Insofar as understood to claim 1, Crotty discloses in figure 6 a semiconductor integrated circuit device comprising: a first power-on detection circuit (210, 220) responsive to a first power supply voltage (Vcc1) for detecting power-on of the first power supply voltage to activate a first power-on detection signal (VD1) according to a result of detection; a second power-on detection circuit (630, 640) responsive to a second power supply voltage (Vcc2) for detecting power-on of the second power supply voltage to activate a second power-on detection signal (VD2) according to a result of detection; and a main power-on detection circuit (650) coupled to the first and second power-on detection circuits for generating a main power-on detection signal rendered active from activation of a second activated power-on detection signal of the first and second power-on detection signals until inactivation of a first activated power-on detection signal of the first and second power-on detection signals (column 9 teaches circuit 650 can be an AND gate).

As to claim 2, it is inherent that the main power-on detection circuit (OR gate 950) comprises a first reset element (one of the elements, e.g. transistors, which is not shown, in the OR gate which receiving one of the input signal) responsive to activation of the first power-on detection signal for resetting a first node (output of the OR gate) to a first voltage level, a second reset element (the other element in the OR gate which receiving the other input signal) responsive to activation of the second power on detection signal for resetting the first node to the

Application/Control Number: 09/780,477 Page 5

Art Unit: 2816

first voltage level, and a circuit (the first inverter in the delay circuit 940, see figure 5a) coupled to the first node and receiving the first power supply voltage (Vcc1. Column 2 teaches that Vcc1 is used for input/output logic circuits. Therefore, the delay circuit must be coupled to Vcc1) as an operation power supply voltage for inactivating the main power-on detection signal and setting the first node to a second voltage level when both of the first and second power-on detection signals are inactivated.

As to claim 3, figure 9 shows a converting voltage application detection circuit (940) receiving a voltage (Vcc1) different in voltage level from the second power supply voltage (Vcc2) as an operation power supply voltage for converting a voltage level of the main power-on detection signal to generate a converted voltage application detection signal.

As to claim 7, Crotty's column 2, line 14-25 teaches that the first and second power supply voltages are applied to a storage device (microprocessors which inherent comprising memory circuits), and the second power supply voltage (Vcc2) is applied to a logic circuit (internal logic circuits).

Claim 19 recites similar limitations of one of the claims above. Therefore, they are rejected for the same reasons.

### Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2816

2. Claims 11, 16-18 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Crotty (USP 6160431).

As to claims 11, 16 and 17, figure 9 shows an internal voltage application detection circuit (210) for activating an internal voltage power-up detection signal according to a voltage level of an internal voltage (Vcc1); a power-on detection circuit (630) for detecting power-on of a second power supply voltage (Vcc2) to activate a power-on detection signal according to a result of detection; and a main power-on detection circuit (950) responsive to the internal voltage power-up detection signal and the power-on detection signal for generating a main power-on detection signal rendered active while at least one of the internal voltage power-up detection signal and the power-on detection signal is active. Thus, figure 9 shows all limitations of the claim except for an internal voltage generation circuit receiving a first power supply voltage and generating the internal voltage. However, it is well known in the art that a voltage step down circuit is for generating a voltage that is lower that its input voltage or a boost voltage circuit is for generating a voltage which is higher than the input voltage of the boost circuit. Therefore, it would have been obvious to one having ordinary skill in the art to use a voltage step down circuit for generating the internal voltage Vcc1 is the supply voltage of the circuit is higher than the designed value of the internal voltage or use a boost circuit for generating the internal voltage (Vcc1) if the design value of the internal voltage is higher than a voltage level which the circuit provides.

As to claim 18, column 2 teaches the first and second power supply voltages are applied to a storage device (microprocessor) and the second power supply voltage is applied to a logic

Art Unit: 2816

circuit (internal logic circuits), the storage device and said logic circuit being integrated on a common semiconductor chip.

Claim 20 recites similar limitation of claim 11. Therefore, it is rejected for the same reasons.

### Allowable Subject Matter

3. Claims 4-6, 8-10, 12-15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 4-6, 8-10, 12-15 would be allowable because the prior art fails to teach or suggest a circuit such as figure 7 comprising: an internal voltage generation circuit for generating an internal voltage (Vpp) from the first power supply voltage, the internal voltage differing in voltage level from the second power supply voltage; and an internal circuit reset when said main power-on detection signal (/POROH) is activated, and activated, when the main power-on detection signal is inactivated, for converting a signal (SigL) having an amplitude of the second power supply voltage level into a signal having an ,amplitude of the internal voltage level. voltage is a down-converted voltage lower in voltage level than said first power supply voltage.

### Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2816

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the date of this

final action.

5. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure. These references are cited as interest because they show some circuits analogous to

the claimed invention.

6. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Quan Tra whose telephone number is 703-308-6174. The

examiner can normally be reached on 8:00 A.M.-5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Timothy Callahan can be reached on 703-308-4876. The fax phone numbers for the

organization where this application or proceeding is assigned are 703-872-9318 for regular

communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is 703-308-0956.

QT

July 12, 2002

Terry DyCunningham

Page 8

Primary Examiner